

Rev.3.0 Feb.18 2024

# JSKT200/JSKH200

### Description

- 1) A package of series of two chips.
- 2) With high thermal conductivity DBC as the insulation.
- 3) Welding by vacuum welding technology, which provide high reliability.

## **Typical Application**

DC motor control, temperature control and light control system.



#### Absolute Maximum Ratings (Packaged into modules, unless otherwise specified, T<sub>CASE</sub>=25°C)

| Parameter                                 | Test Conditions         | Symbol           | Values    |      |                  |      |
|---|-------------------------|------------------|-----------|------|------------------|------|
|   |                         |                  | 12        | 16   | 18               | Unit |
| Operating junction temperature range      |                         | Tj               | -40~125   |      |                  | °C   |
| Storage temperature range                 |                         | T <sub>stg</sub> | -40~125   |      |                  | °C   |
| Repetitive peak off-state voltage         | <b>T</b> j <b>=25</b> ℃ | V <sub>DRM</sub> | 1200      | 1600 | 1800             | V    |
| Repetitive peak reverse voltage           | <b>T</b> j <b>=25</b> ℃ | V <sub>RRM</sub> | 1200      | 1600 | 1800             | V    |
| Non-repetitive peak off-state voltage     | <b>T</b> j <b>=25</b> ℃ | Vdsm             | 1300      | 1700 | 1900             | V    |
| Non-repetitive peak reverse voltage       | <b>T</b> j <b>=25</b> ℃ | V <sub>RSM</sub> | 1300      | 1700 | 1900             | V    |
| Average on-state current                  | Tc=85℃                  | It(av)/If(av)    | 200       |      | A                |      |
| Peak on-state surge current               | tp=10ms Vr=0.6Vrrm      | Itsm/Ifsm        | 5400      |      | А                |      |
| l <sup>2</sup> t value for fusing         | tp=10ms Vr=0.6Vrrm      | l <sup>2</sup> t | 145800    |      | A <sup>2</sup> s |      |
| Critical rate of rise of on-state current | Ig=2×IgT                | dl/dt            | 150       |      |                  | A/µs |
| Insulation voltage                        | A.C 50Hz(1s/1min)       | Viso             | 3600/3000 |      |                  | V    |


### **Electrical Characteristics** (Packaged into modules, unless otherwise specified, $T_{CASE}$ =25°C)

| Parameter                         | Test Conditions          | Symbol          | Values | Unit |
|-----------------------------------|--------------------------|-----------------|--------|------|
| Peak on-state voltage             | I⊤=600A t⊳=380µs         | V <sub>TM</sub> | ≤1.8   | V    |
| Threshold voltage                 | Tj=125℃                  | V <sub>TO</sub> | ≤0.9   | V    |
| Dynamic resistance                | <b>T</b> j <b>=125</b> ℃ | Rd              | ≤1.6   | mΩ   |
|                                   | VD=VDRM                  |                 |        |      |
| Repetitive peak off-state current | Tc <b>=25</b> ℃          | IDRM1           | ≤100   | μA   |
|                                   | Tc=125℃                  | Idrm2           | ≤60    | mA   |



| Repetitive peak reverse current  | VR=VRRM  |                 |        |      |
|----------------------------------|--|-----------------|--------|------|
|                                  | Tc=25℃   | IRRM1           | ≤100   | μA   |
|                                  | Tc=125℃  | IRRM2           | ≤60    | mA   |
| Triggering gate current          | $V_D=12V R_L=30\Omega$                                   | Ідт             | 20-120 | mA   |
| Holding current                  | I⊤=1A  | Ін              | ≤250   | mA   |
| Latching current                 | Ig=1.2 Igт   | ١L              | ≤300   | mA   |
| Triggering gate voltage          | $V_D$ =12V RL=30 $\Omega$                                | V <sub>GT</sub> | ≤1.8   | V    |
| Non triggering gate voltage      | V <b></b> _=V <sub>DRM</sub> Тј=125℃                     | $V_{\text{GD}}$ | ≥0.25  | V    |
| Critical rate of rise of voltage | V <sub>D</sub> =2/3V <sub>DRM</sub> Tj=125℃<br>Gate Open | dv/dt           | ≥1000  | V/µs |
| Thermal resistance               | Junction to case   | Rth(j-c)        | 0.16   | ℃/W  |
|                                  | Case to heatsink   | Rth(c-s)        | 0.11   | 0700 |

### **Mechanical Characteristics**





#### Instructions and Precautions


1) There is no severe vibration and shock in operating environment, and there should be no impurity and atmosphere which may corrode metal and damage the insulation in the air-dielectric.

2) The operating condition of the product can't out of range of the above parameters.

3) When the product is installed on the radiator, the radiator's surface should be confirmed flat, smooth, wipe clean with alcohol, and coated evenly with a layer of thermal grease which thickness is moderate on the contact surface between product and radiator. When the module is fastened on the surface of the radiator, the M5 or M6 screws and spring washers are used and fastened with 5NM torque. After the module is operated 1 hour, all screws must be refastened.


4) The connection with the main electrode of module can use copper, welding, socket and so on. The contact surface should be smooth and flat, which make good contact. While the connection with the control electrode of module is installed, attention should be paid to the corresponding connection of each pin. After the completion of the connection, do not plug and pull out the lead of the control electrode freely.


### **Ordering Information**



#### **Performance Curves**

FIG.1: Power dissipation vs. on-state current (per thyristor or diode) Ρ̈́Τ(AV)/Ρ̈́F(AV)(W) 400 sin.180 120 350 rec.180 90 cont 60 300 30 250 rec.15 200 150 100 50 IT(AV)/IF(AV)(A) 0 100 200 300











FIG.4: Relative variations of gate trigger current, holding current and latching current versus junction temperature IGT,IH,IL(Tj)/IGT,IH,IL(Tj=25℃)



Information furnished in this document is believed to be accurate and reliable. However, JieJie Semiconductor Co., Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents. JieJie assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

This document is the third version which is made in 18-Feb.-2024. This document supersedes and replaces all information previously supplied.

💱 is registered trademarks of JieJie Semiconductor Co., Ltd. Copyright©2024